You are here:
MD5 Message-Digest Algorithm
The MD5 core from Alma Technologies is a high-performance implementation of the MD5 Message-Digest algorithm, a one-way hash function, compliant to the RFC 1321 specification. The core is composed of two main units, the MD5 Engine and the Padding Unit. The MD5 Engine applies the MD5 loops on a single 512-bit message block, while the Padding Unit splits the input message into 512-bit blocks and performs the message padding on the last message block.
The processing of each 512-bit block is performed in 66 clock cycles and the bit-rate achieved on the input of the MD5 core is 7.75Mbps / MHz.
The MD5 core is equipped with easy-to-use, fully stallable interfaces both for input and output. These are designed to permit the user’s application to pause the core output when it is not able to receive data or to stop the input stream towards the core according to data arrival rate.
The processing of each 512-bit block is performed in 66 clock cycles and the bit-rate achieved on the input of the MD5 core is 7.75Mbps / MHz.
The MD5 core is equipped with easy-to-use, fully stallable interfaces both for input and output. These are designed to permit the user’s application to pause the core output when it is not able to receive data or to stop the input stream towards the core according to data arrival rate.
查看 MD5 Message-Digest Algorithm 详细介绍：
- 查看 MD5 Message-Digest Algorithm 完整数据手册
- 联系 MD5 Message-Digest Algorithm 供应商
Block Diagram of the MD5 Message-Digest Algorithm
