You are here:
M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm
M31 Digital PLL is a core-power only programmable phase-locked loop (PLL) for frequency synthesis. It supports multiple modes of operation for several application conditions, such as Phase-locked loop (PLL) /Fractional-N phase-locked loop (FNPLL) /Spread spectrum clocking (SSC)/ Oscillator (OSC). M31 Digital PLL has excellent immunity to power supply noise, making it ideally suited for use in noisy ASIC/SoC environments and is available as a single macro for easy integration into any ASIC/SoC.
查看 M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm 详细介绍：
- 查看 M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm 完整数据手册
- 联系 M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm 供应商
Digital PLL IP
- Low Phase Noise, High-performance Digital LC PLL
- Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
- 4-GHz Jitter-optimized low-power digital PLL
- 1.5-GHz Jitter-optimized low-power digital PLL
- 4-GHz Jitter-optimized low-power digital PLL
- Deskew Frequency Synthesizer PLL