Scalable, On-Die Voltage Regulation for High Current Applications
LVDS TX+ (Transmitter) in UMC 40LP
查看 LVDS TX+ (Transmitter) in UMC 40LP 详细介绍:
- 查看 LVDS TX+ (Transmitter) in UMC 40LP 完整数据手册
- 联系 LVDS TX+ (Transmitter) in UMC 40LP 供应商
Block Diagram of the LVDS TX+ (Transmitter) in UMC 40LP
LVDS IP
- Bi-Directional LVDS with LVCMOS
- TSMC 3nm (N3E) 1.5V LVDS
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane