You are here:
LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process
DLL-based LVDS RX, VCC=3.3 for 20M~135MHz and VCC=2.5 for 20M~100MHz operation frequency, UMC 0.13um HS FSG Logic process.
查看 LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process 详细介绍:
- 查看 LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process 完整数据手册
- 联系 LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process 供应商