MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
You are here:
LPDDR5/5X Memory PHY for TSMC N5P
Lowest latency and highest data rates for data-intensive applications
The LPDDR PHY IP is comprised of architectural improvements to its highly successful predecessor, achieving breakthrough performance, lower power consumption, and smaller overall area. The application-optimized LPDDR PHY IP can achieve speeds up to 960000Mb.
The LPDDR PHY IP is comprised of architectural improvements to its highly successful predecessor, achieving breakthrough performance, lower power consumption, and smaller overall area. The application-optimized LPDDR PHY IP can achieve speeds up to 960000Mb.
查看 LPDDR5/5X Memory PHY for TSMC N5P 详细介绍：
- 查看 LPDDR5/5X Memory PHY for TSMC N5P 完整数据手册
- 联系 LPDDR5/5X Memory PHY for TSMC N5P 供应商
LPDDR IP
- Inline Memory Encryption (IME) Security Module for DDR/LPDDR
- LPDDR Combo Controller - LPDDR4X/4 & LPDDR5T/5X/5
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- DDR and LPDDR 5/4/3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS) targeting automotive
- DDR and LPDDR 5/4/3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS)
- Universal Multiport Memory Controller - LPDDR 3/2 Controller