Cap-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
Low-power Power-On-reset design in Samsung Foundries 65nm LFR6LP process
It is used to monitor AVD and VDD supplies and to generate information to the SoC regarding the proper establishment of these AVD and VDD supplies.
查看 Low-power Power-On-reset design in Samsung Foundries 65nm LFR6LP process 详细介绍:
- 查看 Low-power Power-On-reset design in Samsung Foundries 65nm LFR6LP process 完整数据手册
- 联系 Low-power Power-On-reset design in Samsung Foundries 65nm LFR6LP process 供应商