You are here:
Low-power, high-speed 11-bit SAR ADC on TSMC 28nm HPC+
The A11B4G is a low-power, high-speed analog to digital converter (ADC) intellectual property (IP) design block. It is a hybrid successive approximation register (SAR) ADC, with a 11-bit resolution, and a sampling speed of 4 gigasamples per second (GSPS).
The advanced IP block has been designed for the TSMC 28nm HPC+ process to provide superior performance/power specifications.
The cost-effective IP block has been designed and verified for TSMC HPC+ processes and validated at 28 nm process.
The advanced IP block has been designed for the TSMC 28nm HPC+ process to provide superior performance/power specifications.
The cost-effective IP block has been designed and verified for TSMC HPC+ processes and validated at 28 nm process.
查看 Low-power, high-speed 11-bit SAR ADC on TSMC 28nm HPC+ 详细介绍：
- 查看 Low-power, high-speed 11-bit SAR ADC on TSMC 28nm HPC+ 完整数据手册
- 联系 Low-power, high-speed 11-bit SAR ADC on TSMC 28nm HPC+ 供应商
11-bit IP
- Sigma-Delta ADC 11-bit to 20 bit ENOB with upto 768kS/s
- 11-bit, 500MSPS, ultra-low power IQ-DAC in 22nm
- 11-bit, up-to 2GHz iBW, ultra-low power DAC in GF 22nm
- 11-bit, 1GSPS, ultra-low power IQ-DAC in 22nm
- Low-power, high-speed 11-bit, 8 GSPS Analog to Digital Converter IP block - TSMC 28nm HPC+ process
- 11-bit, 2MSPS SAR ADC/DAC - 11-bit, 15MSPS, Hybrid SAR AMS 0.35 μm