You are here:
Low-Noise Bandgap Reference - Low Noise: 63nV/√Hz, PSRR: -80dB TSMC 0.18μm CMOS (CLM18)
This macro-cell is a low noise, high PSRR voltage reference core designed for TSMC 0.18μm (CLM18) CMOS technology. The core is ideal for applications where noise performance is critical. The circuit generates a buffered 1.185V, temperature-compensated bandgap voltage reference (40ppm/◦C). A 5-bit trimming is available and guarantees ±1.5% output voltage accuracy. A 25μA reference current source (PTAT) for external use is also included.
特色
- Reference Voltage: 1.185V ±1% (w/ trimming)
- Low noise: 63nV/√Hz (10Hz to 25kHz)
- High PSRR: −80dB (up to 100kHz)
- Temperature compensated: < 40ppm/◦C
- Supply voltage: 5.0V ±10%
- Buffered reference output: 100μA (max)
- PTAT reference current output available
- Area: 0.101mm2
可交付内容
- Datasheet/Integration Guide
- HDL Model
- Flat GDSII database/LVS netlist
- Customer Support
应用
- Battery powered equipment
- Active RFID tag ICs
- Energy Haversting ICs
- Hearing Aids
Block Diagram of the Low-Noise Bandgap Reference - Low Noise: 63nV/√Hz, PSRR: -80dB TSMC 0.18μm CMOS (CLM18)

查看 Low-Noise Bandgap Reference - Low Noise: 63nV/√Hz, PSRR: -80dB TSMC 0.18μm CMOS (CLM18) 详细介绍:
- 查看 Low-Noise Bandgap Reference - Low Noise: 63nV/√Hz, PSRR: -80dB TSMC 0.18μm CMOS (CLM18) 完整数据手册
- 联系 Low-Noise Bandgap Reference - Low Noise: 63nV/√Hz, PSRR: -80dB TSMC 0.18μm CMOS (CLM18) 供应商
Power Management
- General purpose microprocessor incorporating a high performance L1 cache controller and virtual memory management support for high performance embedded system applications
- MPU incorporating a high performance instruction/data L1 cache controller and Memory Management Unit (MMU)
- Intelligent Sensor and Power Management Design Platform
- Customizable Power Management Platform
- SC7 Power Management Kit - TSMC 180 nm CE018FG
- SC7 Power Management Kit - TSMC 110 nm CM011G_HYBRID