You are here:
Low-leakage LDO in TSMC 40 ULP to supply logic and analog domains (up to 5.5V input supply)
Low-leakage LDO in TSMC 40 ULP to supply logic and analog domains (up to 5.5V input supply) with programmable output voltage from 0.55 up to 3.3V.
查看 Low-leakage LDO in TSMC 40 ULP to supply logic and analog domains (up to 5.5V input supply) 详细介绍：
- 查看 Low-leakage LDO in TSMC 40 ULP to supply logic and analog domains (up to 5.5V input supply) 完整数据手册
- 联系 Low-leakage LDO in TSMC 40 ULP to supply logic and analog domains (up to 5.5V input supply) 供应商
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL