65nm OTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
Low Dropout (LDO) Capless Regulator 250mA - TSMC 12/16 FFC
1-VIA’s Linear Low-Dropout (LDO) voltage regulator IP is a capless LDO regulator which provides programmable precise voltage regulation across a wide range of input and output voltages. The LDO also has the capability to provide a wide range of output load current, 0-250mA, whilst being stable and maintaining an extremely low load transient and line transient regulation responses.
The regulator architecture provides high power supply rejection and low noise making it suitable for analog and RF applications.
The regulator architecture provides high power supply rejection and low noise making it suitable for analog and RF applications.
查看 Low Dropout (LDO) Capless Regulator 250mA - TSMC 12/16 FFC 详细介绍：
- 查看 Low Dropout (LDO) Capless Regulator 250mA - TSMC 12/16 FFC 完整数据手册
- 联系 Low Dropout (LDO) Capless Regulator 250mA - TSMC 12/16 FFC 供应商
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL
- Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF