You are here:
Linear Regulator IP, Output: 2.5V/50mA, UMC 40nm LP process
3.3V to 2.5V with 50mA driving capability, Linear Regulator, UMC 40nm LP/RVT Low-K Logic process.
查看 Linear Regulator IP, Output: 2.5V/50mA, UMC 40nm LP process 详细介绍:
- 查看 Linear Regulator IP, Output: 2.5V/50mA, UMC 40nm LP process 完整数据手册
- 联系 Linear Regulator IP, Output: 2.5V/50mA, UMC 40nm LP process 供应商
Power IP IP
- NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ultra low power AI inference accelerator
- IP cores for ultra-low power AI-enabled devices