Scalable UHD JPEG Encoder − Ultra-High Throughput, 8/10/12-bit per component and CBR video encoding
Linear Regulator IP, Output: 1.8V/150mA, UMC 0.153um MS process
查看 Linear Regulator IP, Output: 1.8V/150mA, UMC 0.153um MS process 详细介绍:
- 查看 Linear Regulator IP, Output: 1.8V/150mA, UMC 0.153um MS process 完整数据手册
- 联系 Linear Regulator IP, Output: 1.8V/150mA, UMC 0.153um MS process 供应商
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA - 10GbE, 25GbE
- Power Deliver Network Monitoring and Droop Detection
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software