You are here:  
	
		
	
	
	
	
		
	
	
	
	
	
	
	
	
	
		
	
		
		
			
		
		 
		
		
		
Linear Regulator IP, Output: 1.2V/100mA, UMC 90nm SP process
	2.5V to 1.2V with 100mA driving capability, Istb=50uA, Linear Regulator, UMC 90nm SP/RVT Low-K process.
 
		
查看 Linear Regulator IP, Output: 1.2V/100mA, UMC 90nm SP process 详细介绍:
- 查看 Linear Regulator IP, Output: 1.2V/100mA, UMC 90nm SP process 完整数据手册
 - 联系 Linear Regulator IP, Output: 1.2V/100mA, UMC 90nm SP process 供应商
 
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
 - Low-Latency SerDes PMA - 10GbE, 25GbE
 - NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
 - PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
 - 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
 - Complete USB Type-C Power Delivery PHY, RTL, and Software
 



