MIPI C-PHY v1.0 D-PHY v1.2 RX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5)
Linear LDO Low-Dropout Voltage Regulator Samsung
查看 Linear LDO Low-Dropout Voltage Regulator Samsung 详细介绍:
- 查看 Linear LDO Low-Dropout Voltage Regulator Samsung 完整数据手册
- 联系 Linear LDO Low-Dropout Voltage Regulator Samsung 供应商
Block Diagram of the Linear LDO Low-Dropout Voltage Regulator Samsung

LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL
- Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF