Single Port, Low Voltage, GLOBALFOUDNRIES 28 SLP, Low Leakage, Register File
You are here:
LDPC Coder/Decoder
The LDPC encoder generates code words of the specified block length n for an binary information sequence of length k based on Parity Check Matrix (PCM) that has very low density of 1’s per rows and columns. The remaining elements of PCM are all 0’s. This LDPC has code rate of k/n and block length of n. The dimension of the PCM is (n-k)xk. The LDPC decoder IP core implements the min-sum-offset algorithm to decode LDPC codes.
The core accepts soft information that is stored in memory and generates decoded information bits. The maximum number of iterations used in the decoding of LDPC codes is fed as input. Decoding is stopped when maximum iterations are reached or when code word is decoded without any errors.
The core accepts soft information that is stored in memory and generates decoded information bits. The maximum number of iterations used in the decoding of LDPC codes is fed as input. Decoding is stopped when maximum iterations are reached or when code word is decoded without any errors.
查看 LDPC Coder/Decoder 详细介绍:
- 查看 LDPC Coder/Decoder 完整数据手册
- 联系 LDPC Coder/Decoder 供应商
Block Diagram of the LDPC Coder/Decoder
