LD-based Parallel Latch

The LD-based Parallel Latch IP core is a latch-based data register with 1 to 64 bits width. Options provided are Clock Enable; Asynchronous Set, Clear and Init; and Synchronous Set, Clear and Init. It can optionally generate output as a Relationally Placed Macro (RPM) or as unplaced logic. Output in RPM form is columnar.

• 查看 LD-based Parallel Latch 完整数据手册
• 联系 LD-based Parallel Latch 供应商