You are here:
LCD Host LVDS Interface, Dual Pixel 20-112Mhz (SVGA/QXGA)
V-Trans 's LVDS Display interface IP is based on National Semiconductor openLDI specification v0.95 dated May 13th 1999 that allow the transfer of digital display data between a display source and a display device.
The transmitter converts up to 48bits (single pixel 18bits, single pixel 24bits, dual pixel 18bits, dual pixel 24bits color) of CMOS data into 8 LVDS, (low voltage differential signaling) data streams.
Control signals (VSYNC, HSYNC, DE, and 2 userdefined signals) are sent along with the data stream in DC unbalance mode or during blanking intervals for DC balanced mode.
At a maximum dual pixel rate of 112Mhz, LVDS data line speed is 672Mbps, providing a total throughput of 5.38Gbps (672Megabytes per second).
DC balancing on a cycle-to-cycle basis as described by the openLDI specification is also provided to reduce ISI (Inter-Symbol Interference) in order to obtain a low distortion eye-pattern at the receiver end of the cable.
The transmitter converts up to 48bits (single pixel 18bits, single pixel 24bits, dual pixel 18bits, dual pixel 24bits color) of CMOS data into 8 LVDS, (low voltage differential signaling) data streams.
Control signals (VSYNC, HSYNC, DE, and 2 userdefined signals) are sent along with the data stream in DC unbalance mode or during blanking intervals for DC balanced mode.
At a maximum dual pixel rate of 112Mhz, LVDS data line speed is 672Mbps, providing a total throughput of 5.38Gbps (672Megabytes per second).
DC balancing on a cycle-to-cycle basis as described by the openLDI specification is also provided to reduce ISI (Inter-Symbol Interference) in order to obtain a low distortion eye-pattern at the receiver end of the cable.
查看 LCD Host LVDS Interface, Dual Pixel 20-112Mhz (SVGA/QXGA) 详细介绍：
- 查看 LCD Host LVDS Interface, Dual Pixel 20-112Mhz (SVGA/QXGA) 完整数据手册
- 联系 LCD Host LVDS Interface, Dual Pixel 20-112Mhz (SVGA/QXGA) 供应商
openLDI IP
- TSMC FPD-Link / OpenLDI / LVDS forwarded clock SERDES Link
- LVDS Tx and OpenLDI Tx (Automotive IP)
- Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120Hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- MIPI DSI to OpenLDI LVDS Display Interface Bridge
- OpenLDI LVDS to MIPI DSI Display Interface Bridge