You are here:
IRIG-B Master core
NetTimeLogic’s IRIG Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize other nodes via IRIG-B007. The whole encoding, conversion, algorithms and calculations are implemented in the core, no CPU is required. This allows running IRIG synchronization completely independent and standalone from the user application. The core can be configured either by signals or by an AXI4Light-Slave Register interface.
All calculations and corrections are implemented completely in HW.
All calculations and corrections are implemented completely in HW.
查看 IRIG-B Master core 详细介绍:
- 查看 IRIG-B Master core 完整数据手册
- 联系 IRIG-B Master core 供应商
Block Diagram of the IRIG-B Master core
![IRIG-B Master core Block Diagam](http://www.design-reuse.com/sip/blockdiagram/47614/20200204055642-main-IrigMaster.png)