You are here:
Interlaken Core
Xilinx Interlaken IP core is based on Sarance Technologies Best-In-Class Intellectual Property
Interlaken is a scalable chip-to-chip interconnect protocol designed to enable transmission speeds from 10Gbps to 150Gbps. The Interlaken specification minimizes the pin and power overhead of chip-to-chip interconnect and features a flexible protocol layer which provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of CRC checking and a self-synchronizing data scrambler to ensure data integrity and link robustness. Xilinx Interlaken IP Core based on Sarance Technologies Intellectual Property is optimized for Xilinx Gigabit Transceiver technology and is delivered as a netlist implemented in Virtex FPGA families. The core is compliant with the Interlaken Protocol Definition, Revision 1.2, and offers system designers with a risk-free and quick path for adopting Interlaken as their chip-to-chip interconnect protocol.
Interlaken is a scalable chip-to-chip interconnect protocol designed to enable transmission speeds from 10Gbps to 150Gbps. The Interlaken specification minimizes the pin and power overhead of chip-to-chip interconnect and features a flexible protocol layer which provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of CRC checking and a self-synchronizing data scrambler to ensure data integrity and link robustness. Xilinx Interlaken IP Core based on Sarance Technologies Intellectual Property is optimized for Xilinx Gigabit Transceiver technology and is delivered as a netlist implemented in Virtex FPGA families. The core is compliant with the Interlaken Protocol Definition, Revision 1.2, and offers system designers with a risk-free and quick path for adopting Interlaken as their chip-to-chip interconnect protocol.
查看 Interlaken Core 详细介绍:
- 查看 Interlaken Core 完整数据手册
- 联系 Interlaken Core 供应商
Interface and Interconnect IP
- Standard Compliant AMBA AXI SoC Interconnect, Soft IP
- Standard Compliant AMBA AHB SoC Interconnect, Soft IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Serial Peripheral Interconnect Master & Slave Interface Controller
- Physical Layer Interface Core
- PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect