IEEE1588 & IEEE802.1AS PTP Hybrid Clock (HC) core
The HC is intercepting the path between an Ethernet PHY and an Ethernet core that forwards or handles Ethernet frames. Mostly this is used in daisy-chained networks. This allows message injection in parallel to data transfers from/to the Switching Core.
All datasets and algorithms are implemented completely in HW.
查看 IEEE1588 & IEEE802.1AS PTP Hybrid Clock (HC) core 详细介绍:
- 查看 IEEE1588 & IEEE802.1AS PTP Hybrid Clock (HC) core 完整数据手册
- 联系 IEEE1588 & IEEE802.1AS PTP Hybrid Clock (HC) core 供应商
Block Diagram of the IEEE1588 & IEEE802.1AS PTP Hybrid Clock (HC) core
PTP IP
- Software Defined Radio for High Throughput PTP and PTMP network communication
- IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core
- IEEE1588 & IEEE802.1AS PTP Transparent Clock (TC) core
- IEEE1588 & IEEE802.1AS PTP Timestamp Unit (TSU) core
- Fast Ethernet 10/100 802.3 MAC with IEEE 1588 PTP Support
- Gigabit Ethernet MAC with IEEE 1588 PTP Support and AVB for Auto