HEVC/AVC Single-core Video Encoder HW IP of Low-cost Version: 4K60fps
You are here:
IBM 10SF 65nm 2.5v PLL
Designed for audio clock generation, this PLL integrates a phase frequency detector (PFD), a loop filter (LP), a voltage control oscillator (VCO), a current reference, three programmable dividers and other supportive circuits.
The reference clock is either a crystal or an input clock from other sources and supports 8.192MHz/10MHz/12MHz/12.288MHz/13MHz/13.5MHz/19.2MHz/21.25MHz/24MHz/26MHz/27MHz/38.85MHz as reference.
The PLL supports 256*fs and 128*fs clock output, wherein fs is the audio system’s sample rate of 8kHz/11kHz/12kHz/16kHz/22kHz/24kHz/32kHz/44.1kHz/48kHz/96kHz/192kHz.
The reference clock is either a crystal or an input clock from other sources and supports 8.192MHz/10MHz/12MHz/12.288MHz/13MHz/13.5MHz/19.2MHz/21.25MHz/24MHz/26MHz/27MHz/38.85MHz as reference.
The PLL supports 256*fs and 128*fs clock output, wherein fs is the audio system’s sample rate of 8kHz/11kHz/12kHz/16kHz/22kHz/24kHz/32kHz/44.1kHz/48kHz/96kHz/192kHz.
查看 IBM 10SF 65nm 2.5v PLL 详细介绍：
- 查看 IBM 10SF 65nm 2.5v PLL 完整数据手册
- 联系 IBM 10SF 65nm 2.5v PLL 供应商