I2S Receiver/Transmitter
The logiI2S is, like the other IP cores from Xylon logicBRICKS™ IP library, fully embedded into Xilinx Platform Studio (XPS) and the EDK.
Therefore it can be easily customized and tuned for optimal slice consumption and features set.
查看 I2S Receiver/Transmitter 详细介绍:
- 查看 I2S Receiver/Transmitter 完整数据手册
- 联系 I2S Receiver/Transmitter 供应商
audio IP
- 120 dB SNR, 24-bit stereo audio DAC with cap-less headphone driver, low power mode and ultra low latency capability for headset applications
- Audio I2S-TDM Transceiver
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with very low latency filters and ultra low power mode
- High performance, energy efficient 3-issue, quad-mac superscalar DSP core for HD Audio applications based on fourth generation ZSP architecture
- Modern Audio DSP, designed for battery operated, high-performance, audio and voice applications
- 24bit Audio ADC/24bit Video DAC