32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB)
查看 I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB) 详细介绍:
- 查看 I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB) 完整数据手册
- 联系 I2C/SMBus Master/Slave Controller w/FIFO (AXI/AHB/APB) 供应商