You are here:
I2C Slave with AHB Master Bridge (I2C2AHB)
The DB-I2C-S-AHB-BRIDGE is an I2C Slave Controller IP Core focused on low VLSI footprint ASIC / ASSP designs not requiring internal configuration & control registers (and thus no local host CPU required). The DB-I2C-S-AHB-BRIDGE processes the I2C protocol & physical layers, and receives & transmits bytes with respect to the I2C payload via a bridge AHB Master Interface to user registers or memory.
The DB-I2C-S-AHB-BRIDGE runs off the AHB Master external clock input within the ASIC / ASSP, providing a synchronous design while offering I2C spike filtering of SDA and SCL.
The DB-I2C-S-AHB-BRIDGE runs off the AHB Master external clock input within the ASIC / ASSP, providing a synchronous design while offering I2C spike filtering of SDA and SCL.
查看 I2C Slave with AHB Master Bridge (I2C2AHB) 详细介绍：
- 查看 I2C Slave with AHB Master Bridge (I2C2AHB) 完整数据手册
- 联系 I2C Slave with AHB Master Bridge (I2C2AHB) 供应商