MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
I2C Slave with AHB Master Bridge (I2C2AHB)
The DB-I2C-S-AHB-BRIDGE runs off the AHB Master external clock input within the ASIC / ASSP, providing a synchronous design while offering I2C spike filtering of SDA and SCL.
查看 I2C Slave with AHB Master Bridge (I2C2AHB) 详细介绍:
- 查看 I2C Slave with AHB Master Bridge (I2C2AHB) 完整数据手册
- 联系 I2C Slave with AHB Master Bridge (I2C2AHB) 供应商