Original Lossless codec IP core - Full HD 30fps@126MHz (1Sample/clk)
You are here:
I2C Host / Device Bus Controller
The synchronous I2C interface is a block that interconnects an APB bus. The APB - I2C Bridge interfaces to the APB bus on the system side and the I2C bus. The APB interface is used to easily integrate the Bridge Controller for any SOC implementation.
The APB - I2C is a host/device interface that enables synchronous serial communication with the other host or device I2C peripherals having I2C compatible interface. The controller performs the following functions:
•Parallel-to-serial conversion on data written to an internal 8bit wide, 1024 deep FIFO.
•serial-to-parallel conversion on received data, buffering it in a similar 8-bit wide, 1024 deep FIFO
Device states are read by the APB using status registers that reflect the completion of I2C transfers.
The APB - I2C is a host/device interface that enables synchronous serial communication with the other host or device I2C peripherals having I2C compatible interface. The controller performs the following functions:
•Parallel-to-serial conversion on data written to an internal 8bit wide, 1024 deep FIFO.
•serial-to-parallel conversion on received data, buffering it in a similar 8-bit wide, 1024 deep FIFO
Device states are read by the APB using status registers that reflect the completion of I2C transfers.
查看 I2C Host / Device Bus Controller 详细介绍：
- 查看 I2C Host / Device Bus Controller 完整数据手册
- 联系 I2C Host / Device Bus Controller 供应商