Entry-level APU/embedded core with Linux and SMP configurations support
I2C Bus Interface - Master
The DI2CM is a technology independent design, that can be implemented in a variety of process technologies.
查看 I2C Bus Interface - Master 详细介绍:
- 查看 I2C Bus Interface - Master 完整数据手册
- 联系 I2C Bus Interface - Master 供应商
I2C IP
- I2C Host / Device Bus Controller
- DO-254 I2C Master Serial Interface Controller 1.00a
- A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 22nm Wirebond IO library with dynamically switchable 1.8V/3.3V GPIO, 3.3V I2C open-drain, & analog cells
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- Open-drain I2C and SMBUS, DDC, CEC & HPD IO offerings in TSMC Technologies