MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
I2C Bus Interface
frame generation/extraction, and thus reducing overhead from the system application. A flexible parallel interface is used for on-chip data transfer, facilitating integration of the iniSCI core to the rest of the system.
查看 I2C Bus Interface 详细介绍:
- 查看 I2C Bus Interface 完整数据手册
- 联系 I2C Bus Interface 供应商