You are here:
HSSTP TX PHY 5nm Samsung Foundry
The sf_hsstp13b2t_ln05lpe is a hard macro IP implementing the ARM HSSTP PHY Layer for Samsung's 5nm process technology. This IP enables SoCs to serially transmit high bandwidth data off-chip, achieving speeds up to 6Gbps per lane.
It offers variable data rates with a fractional-N (Frac-N) RO PLL and configuration options for 1 or 2 lanes, I/O pads and ESD protection are included along with at-speed BIST and scan test functionalities for stramlined integration and reliable performance.
It offers variable data rates with a fractional-N (Frac-N) RO PLL and configuration options for 1 or 2 lanes, I/O pads and ESD protection are included along with at-speed BIST and scan test functionalities for stramlined integration and reliable performance.
查看 HSSTP TX PHY 5nm Samsung Foundry 详细介绍:
- 查看 HSSTP TX PHY 5nm Samsung Foundry 完整数据手册
- 联系 HSSTP TX PHY 5nm Samsung Foundry 供应商
Block Diagram of the HSSTP TX PHY 5nm Samsung Foundry
![HSSTP TX PHY 5nm Samsung Foundry Block Diagam](http://www.design-reuse.com/sip/blockdiagram/54170/20240522065353-main-HSSTP.png)