High Speed SPI AHB IP Core- Serial Peripheral Interface
The Arasan High Speed SPI – AHB IP Core is an RTL design in Verilog that implements an SPI – AHB controller on an ASIC, or FPGA. The Arasan High Speed SPI – AHB IP Core has been widely used in different applications by major chip vendors.
查看 High Speed SPI AHB IP Core- Serial Peripheral Interface 详细介绍:
- 查看 High Speed SPI AHB IP Core- Serial Peripheral Interface 完整数据手册
- 联系 High Speed SPI AHB IP Core- Serial Peripheral Interface 供应商