You are here:
High Density Two Port Reg File Compiler - TSMC 55 nm CLN55GP
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
查看 High Density Two Port Reg File Compiler - TSMC 55 nm CLN55GP 详细介绍：
- 查看 High Density Two Port Reg File Compiler - TSMC 55 nm CLN55GP 完整数据手册
- 联系 High Density Two Port Reg File Compiler - TSMC 55 nm CLN55GP 供应商
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- Ethernet MAC IP, 10/100/1G Ethernet MAC, DMA (Direct Memory Access) function embedded, Soft IP
- UMC 40nm embedded high voltage (eHV) low power Process standard synchronous high density single port register file SRAM memory compiler.
- Embedded synchronous single port SRAM/ROM memory controller with AXI slave port.
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing