You are here:
High Density Single Port Reg File Compiler - TSMC 16 nm CLN16FPLL001
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
查看 High Density Single Port Reg File Compiler - TSMC 16 nm CLN16FPLL001 详细介绍：
- 查看 High Density Single Port Reg File Compiler - TSMC 16 nm CLN16FPLL001 完整数据手册
- 联系 High Density Single Port Reg File Compiler - TSMC 16 nm CLN16FPLL001 供应商
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- eTCAM (Embedded Ternary Content Addressable Memory IP
- eTCAM (Embedded Ternary Content Addressable Memory IP
- UMC 0.11um Embedded High Voltage Mask Reduction AL Process standard synchronous high density single port SRAM memory compiler.
- General purpose microprocessor incorporating a high performance L1 cache controller and virtual memory management support for high performance embedded system applications