LTE NB-IOT (NB1) power optimized transceiver for cellular IoT
You are here:
High Density Single Port Reg File Compiler - Samsung 28 nm CMOS28LP
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
查看 High Density Single Port Reg File Compiler - Samsung 28 nm CMOS28LP 详细介绍：
- 查看 High Density Single Port Reg File Compiler - Samsung 28 nm CMOS28LP 完整数据手册
- 联系 High Density Single Port Reg File Compiler - Samsung 28 nm CMOS28LP 供应商
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT periphery high density single port SRAM memory compiler with row redundancy.
- UMC 80nm Embedded High Voltage process standard synchronous high density single port SRAM memory compiler.
- Dual Port, Low Voltage, GF 55LPx with Embedded Flash, HVt & SVt, SRAM Memory Compiler
- MCU with integrated 64-bit SRAM controller, Memory Protection Unit and real-time, low latency execution unit, optimized for low cost, low power microcontroller and embedded applications