AV1/HEVC/AVC/VP9 Dual-core Video Codec HW IP: 8K60fps/4K240fps in Real-time
You are here:
High Bandwidth Memory (HBM3E) 3 PHY for TSMC N5P
Designed for performance and low latency in AI/ML, HPC, data center and graphics applications
The High-Bandwidth Memory generation 3 (HBM3E) PHY is optimized for systems that require a high-bandwidth, low-latency memory solution. The memory subsystem PHY supports data rates up to 8.4 Gbps per data pin. The interface features 16 independent channels, each containing 64 bits for a total data width of 1024 bits. At maximum data rate, this provides a total interface bandwidth of 1075.2 GB/s.The PHY is designed for a 2.5D system with a silicon interposer to route signalsbetween the 3D DRAM stack and PHY. Cadence performs complete signal and powerintegrity analysis on the entire 2.5D system to ensure that all signal, power and thermalrequirements are met. By working closely with customers to meet system requirements,Cadence provides design flexibility for a differentiated and easy-to-integrate solution.The PHY is delivered as a fully characterized hard macro and contains all of thenecessary components for robust operation including: • IO pads• PLL• Clock distribution• Transmit and receive paths• Control logic• Power distribution• Electrostatic discharge (ESD) protection circuitry.
The High-Bandwidth Memory generation 3 (HBM3E) PHY is optimized for systems that require a high-bandwidth, low-latency memory solution. The memory subsystem PHY supports data rates up to 8.4 Gbps per data pin. The interface features 16 independent channels, each containing 64 bits for a total data width of 1024 bits. At maximum data rate, this provides a total interface bandwidth of 1075.2 GB/s.The PHY is designed for a 2.5D system with a silicon interposer to route signalsbetween the 3D DRAM stack and PHY. Cadence performs complete signal and powerintegrity analysis on the entire 2.5D system to ensure that all signal, power and thermalrequirements are met. By working closely with customers to meet system requirements,Cadence provides design flexibility for a differentiated and easy-to-integrate solution.The PHY is delivered as a fully characterized hard macro and contains all of thenecessary components for robust operation including: • IO pads• PLL• Clock distribution• Transmit and receive paths• Control logic• Power distribution• Electrostatic discharge (ESD) protection circuitry.
查看 High Bandwidth Memory (HBM3E) 3 PHY for TSMC N5P 详细介绍：
- 查看 High Bandwidth Memory (HBM3E) 3 PHY for TSMC N5P 完整数据手册
- 联系 High Bandwidth Memory (HBM3E) 3 PHY for TSMC N5P 供应商