You are here:
High Accuracy Low Latency Sigma-Delta ADC
The Sigma-Delta ADC is a high-resolution sigma-delta analog-to-digital converter. The latency is only one effective data output period (40ns at fCLK=50MHz), which makes the converter ideally suited for application in closed-loop digital control systems. The low latency is enabled by feedback of the bit stream output into a DAC with built-in filtering. This results in a “tracking ADC behavior”, where the output accurately tracks the input signal within the signal bandwidth. The filtering DAC makes the system robust against jitter and other error sources typically associated with 1-bit converters.
查看 High Accuracy Low Latency Sigma-Delta ADC 详细介绍：
- 查看 High Accuracy Low Latency Sigma-Delta ADC 完整数据手册
- 联系 High Accuracy Low Latency Sigma-Delta ADC 供应商
Block Diagram of the High Accuracy Low Latency Sigma-Delta ADC
Sigma Delta ADC IP
- Rad-hard 17-bit 3-channel sigma-delta ADC at 3.2kS/s
- 15 Bit 8 kS/s Sigma-Delta ADC
- 16 Bit 10 kS/s Incremental Delta - Sigma ADC
- 400MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging
- 800MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging
- 10-Bit 64MHz 1.2V 1.9mW delta-sigma ADC, CMOS 130nm