LPDDR5X/5/4X/4 combo PHY at Samsung SF5A
MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
112Gbps XSR SerDes IP on TSMC 7/6nm
TICO Lightweight HD Encoder
乾瞻科技宣布最新UCIe IP设计定案,推动高速传输技术突破
M31 12奈米GPIO IP獲國芯科技採用,點亮先進製程車用電子晶片創新
芯原显示处理器IP DC8200-FS 获得ISO 26262 ASIL B认证
Accelerating RISC-V development with Tessent UltraSight-V
Automotive Ethernet Security Using MACsec
Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
UCIe for 1.6T Interconnects in Next-Gen I/O Chiplets for AI data centers
Progressing on Track: PCIe 7.0 Specification, Version 0.7 Now Available for Member Review
The Industry's First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
© 2024 Design And Reuse
版权所有
本网站的任何部分未经Design&Reuse许可, 不得复制,重发, 转载或以其他方式使用。
访问我们的合作伙伴页面了解更多信息
供应商免费录入产品信息