You are here:
HDLC/SDLC controller
The HDLC / SDLC controller IP core is used for controlling HDLC/SDLC transmission frame, designed to be used with 8-bit MCU, like DP8051/DP80390. It allows to save MCU time wasted for handling HDLC/SDLC features like bit stuffing, address recognition or CRC computation. The DHDLC has implemented FIFO buffer, for both, receiver and transmitter.
查看 HDLC/SDLC controller 详细介绍：
- 查看 HDLC/SDLC controller 完整数据手册
- 联系 HDLC/SDLC controller 供应商