MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
HDCP 2.x Receiver IP
查看 HDCP 2.x Receiver IP 详细介绍:
- 查看 HDCP 2.x Receiver IP 完整数据手册
- 联系 HDCP 2.x Receiver IP 供应商
HDCP 2.x Receiver IP IP
- HDCP 1.X/2.X IP Core
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 65/55LP
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 65/55GP
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in UMC 65/55ULP
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in GF 65/55LPe
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in SMIC 65/55SP