You are here:
HDCP 2.x Receiver IP
HDCP 2.3 Receiver core is compliant with standard HDCP specification as 2.2 and 2.3. Through its compatibility, it provides a simple interface to a wide range of low-cost devices. HDCP 2.3 Receiver IIP is proven in FPGA environment. The Receiver interface of the HDCP can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
查看 HDCP 2.x Receiver IP 详细介绍:
- 查看 HDCP 2.x Receiver IP 完整数据手册
- 联系 HDCP 2.x Receiver IP 供应商
HDCP 2.x Receiver IP IP
- HDCP 1.X/2.X IP Core
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 65/55LP
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 65/55GP
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in UMC 65/55ULP
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in GF 65/55LPe
- HDMI 1.4 Rx PHY & Controller IP, Silicon Proven in SMIC 65/55SP