1-56/112G Multi-protocol Serdes (Interlaken, JESD204, CPRI, Ethernet, OIF/CEI)
HBM3 PHY&Controller_TSMC
This document describes a general layout scheme and HBM3 controller connecting to Innosilicon combo PHY using a DFI digital interface. All interface timing is in 1X SDR clock domain. This Interface is flexible and can be converted to any customer desired format and timing sequence. The controller to PHY interface is running at single data rate (SDR) therefore read/write bus is double width.
查看 HBM3 PHY&Controller_TSMC 详细介绍:
- 查看 HBM3 PHY&Controller_TSMC 完整数据手册
- 联系 HBM3 PHY&Controller_TSMC 供应商