MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
Hardware RTP Stack for H.264 Stream Encapsulation
The Hardware RTP Stack can be directly connected to the output of an H.264 encoder to output RTP packets, which can subsequently be forwarded for UDP/IP or TCP/IP encapsulation. The hardware stack produces complete RTP packets, without the need for any host-processor assistance. Along with CAST’s UDP/IP hardware stack, the H2642RTP core is ideal for offloading the demanding task of RTP/UDP/IP encapsulation from a host processor, and enables H.264 video streaming even in processor-less SoC designs.
The Hardware RTP Stack for H.264 is easy to integrate in systems with or without a host processor. H.264 stream and RTP packet data can are input/output via dedicated streaming-capable interfaces, enabling direct connection to hardware video encoders and hardware stacks for UDP or TCP. Status and control registers are accessible by an AXI4-Lite interface.
The Hardware RTP Stack for H.264 is available in RTL source or as a targeted FPGA netlist. Platforms integrating the core along H.264 encoder, UDP/IP, and eMAC cores, are also available from CAST, and can enable rapid development of video over IP systems.
查看 Hardware RTP Stack for H.264 Stream Encapsulation 详细介绍:
- 查看 Hardware RTP Stack for H.264 Stream Encapsulation 完整数据手册
- 联系 Hardware RTP Stack for H.264 Stream Encapsulation 供应商
Block Diagram of the Hardware RTP Stack for H.264 Stream Encapsulation
H.264 IP
- Enhanced Multi-Format Encoder Supporting AV1
- Up To 5 MPixel Multi-Format Encoder
- 4K/ 8K LCEVC Video Decoder
- H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
- H.264 Baseline Encoder with compressed reference frame store
- AV1/HEVC/AVC Single-core Encoder Video IP