The RTL is configurable for number of message bits that need ECC protection. Once RTL is generated it is fixed.
1- RTL has no RAMS/ROMS/Flip Flops.
2- No iterative Feedback in the pipeline
It can do 1 bit error correction and 2 bit error detection.
It is a completely asynchronous design for encoder and decoder