MIPI D-PHY Tx-Only 2 Lanes in TSMC (28nm, 22nm, 16nm, 12nm, N7, N6)
You are here:
H8S CPU subsystem (H8S C200) IP
H8S is a high speed 16-bit CPU with an internal 32-bit architecture, which is upward-compatible with H8/300 and H8/300H CPUs on an object level.
This subsystem IP supports basic and simple microcontroller functions, including bus controller (BSC), interrupt controller (INT), timers, serial communication interface (SCI) and on-chip debug functions.
Development tools for this IP is common with Renesas H8S microcontroller products.
This subsystem IP supports basic and simple microcontroller functions, including bus controller (BSC), interrupt controller (INT), timers, serial communication interface (SCI) and on-chip debug functions.
Development tools for this IP is common with Renesas H8S microcontroller products.
查看 H8S CPU subsystem (H8S C200) IP 详细介绍：
- 查看 H8S CPU subsystem (H8S C200) IP 完整数据手册
- 联系 H8S CPU subsystem (H8S C200) IP 供应商
Block Diagram of the H8S CPU subsystem (H8S C200) IP
