Deeply Embedded AI Accelerator for Microcontrollers and End-Point IoT Devices
You are here:
GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM
Based on GSMC 0.13um 1.5V/12V eFlash process, current design of the IP detects light with photodiode. When the incident light power is more than 70mW/m2, the output is low; otherwise, the output is high.
查看 GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM 详细介绍：
- 查看 GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM 完整数据手册
- 联系 GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM 供应商
GSMC 0.18um ROM IP
- VeriSilicon GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM
- VeriSilicon GSMC 0.18um Synchronous Low Power Via1 ROM Compiler, Memory Array Range:128 to 2Mega Bits
- GSMC 0.18um 90% shrunk Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- GSMC 0.18um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- GSMC 0.18umLP Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- GSMC 0.18umOTP Single-Port/Dual-Port SRAM and Diffusion ROM Compiler