RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
You are here:
GSMC 0.18um 3.3v APLL
This IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run from 300MHz to 600MHz. By setting different value of DM(4:0) and DN(6:0) according to different REFIN, CLKO will be locked at the multiples of input frequency.
查看 GSMC 0.18um 3.3v APLL 详细介绍：
- 查看 GSMC 0.18um 3.3v APLL 完整数据手册
- 联系 GSMC 0.18um 3.3v APLL 供应商
PLL phase locked loop IP
- TSMC 12 FFC 4GHz Clock Generator / Clock Synthersizer, PLL (Fractional / Integer)
- TSMC 12 FFC 8GHz Clock Generator / Clock Synthersizer, PLL (Fractional / Integer)
- Phase Locked Loop (PLL) Frequency Synthesizer Core
- Phase Locked Loop (PLL) Module
- Phase Locked Loop (PLL) Macro
- 200 MHz—800 Mhz Phase Locked Loop IP Block