MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
GPIO General Purpose IO - Samsung 65 nm CMOS10LP
查看 GPIO General Purpose IO - Samsung 65 nm CMOS10LP 详细介绍:
- 查看 GPIO General Purpose IO - Samsung 65 nm CMOS10LP 完整数据手册
- 联系 GPIO General Purpose IO - Samsung 65 nm CMOS10LP 供应商
Interface IP IP
- PCIe 6.1 Controller
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation



