USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
GF L14LLP 14nm Clock Generator PLL - 125MHz-625MHz
The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock input, a 1-4096 divider in the internal feedback path, and a 1-8 divider at the output. The outputs are 50% duty cycle for all output divider values.
查看 GF L14LLP 14nm Clock Generator PLL - 125MHz-625MHz 详细介绍:
- 查看 GF L14LLP 14nm Clock Generator PLL - 125MHz-625MHz 完整数据手册
- 联系 GF L14LLP 14nm Clock Generator PLL - 125MHz-625MHz 供应商