MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
GF 65nm LPe, 8-ch, 12-bit 1MSPS Low-power SAR ADC
The L6GAD12B001M IP is a successive–
approximation-register (SAR) type analog-to-digital
converter (ADC), which consists of an 8-channel input
MUX, a digital-to-analog converter (DAC), a
comparator, and control logic including a SAR. The
L6GAD12B001M, operating with 3.3V analog power
supply and 1.2V digital power supply, consumes
3.63mW power at 1-MS/s sampling rate.
approximation-register (SAR) type analog-to-digital
converter (ADC), which consists of an 8-channel input
MUX, a digital-to-analog converter (DAC), a
comparator, and control logic including a SAR. The
L6GAD12B001M, operating with 3.3V analog power
supply and 1.2V digital power supply, consumes
3.63mW power at 1-MS/s sampling rate.
查看 GF 65nm LPe, 8-ch, 12-bit 1MSPS Low-power SAR ADC 详细介绍：
- 查看 GF 65nm LPe, 8-ch, 12-bit 1MSPS Low-power SAR ADC 完整数据手册
- 联系 GF 65nm LPe, 8-ch, 12-bit 1MSPS Low-power SAR ADC 供应商
GF 65nm LPe IP
- USB 3.0 PHY in GF (65nm, 55nm, 40nm, 28nm)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)
- LVDS RX & TX IOs in multiple foundry technology
- 65nm 8-ch 10bit 1MSPS SAR ADC
- A 65nm Wirebond IO library with 2.5V GPIO, LVDS TX & RX and 2.5V analog / RF
- GF L65LPE 65nm Clock Generator PLL - 240MHz-1200MHz