MIPI C-PHY v1.0 D-PHY v1.2 RX 2 trios/2 Lanes in TSMC (12nm, N5)
You are here:
General Purpose IO IP, UMC 0.5um Logic process
UMC 0.5um Logic process true 5V standard IO Cell Library.
查看 General Purpose IO IP, UMC 0.5um Logic process 详细介绍：
- 查看 General Purpose IO IP, UMC 0.5um Logic process 完整数据手册
- 联系 General Purpose IO IP, UMC 0.5um Logic process 供应商