MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
General Purpose IO IP, 3.3V tolerance, UMC 90nm SP process
UMC 90nm Low-K SP process 3.3V tolerant IO Cell Library.
查看 General Purpose IO IP, 3.3V tolerance, UMC 90nm SP process 详细介绍：
- 查看 General Purpose IO IP, 3.3V tolerance, UMC 90nm SP process 完整数据手册
- 联系 General Purpose IO IP, 3.3V tolerance, UMC 90nm SP process 供应商