You are here:
FPGA Evaluation Platforms for RISC-V Processor Cores
This FPGA platform aims to simplify the evaluation of a Codasip low-power (L family) or high-performance (H family) embedded cores. The platform is available to companies with an evaluation agreement. The subsystem is based on AHB and provides a variety of commonly-used peripherals which enable the rapid testing and assessing of a core on an Xilinx-based Digilent Nexys A7 FPGA board.
查看 FPGA Evaluation Platform for Codasip Embedded Processor RISC-V cores including AHB interconnect and Peripherals 详细介绍：
- 查看 FPGA Evaluation Platform for Codasip Embedded Processor RISC-V cores including AHB interconnect and Peripherals 完整数据手册
- 联系 FPGA Evaluation Platform for Codasip Embedded Processor RISC-V cores including AHB interconnect and Peripherals 供应商
Block Diagram of the FPGA Evaluation Platform for Codasip Embedded Processor RISC-V cores including AHB interconnect and Peripherals
Processor IP
- RT-630 Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- RT-660 DPA & Fault Injection Resistant Hardware Root of Trust Security Processor for Govt/Aero/Defense FIPS-140
- RT-650 DPA-Resistant Hardware Root of Trust Security Processor for Govt/Aero/Defense FIPS-140
- Real-time detector of zero-day attacks on processor - Cyber Escort Unit
- Deep Learning Processor
- Real-time Pixel Processor